

# CD74HC4002

Data sheet acquired from Harris Semiconductor SCHS197

August 1997

High Speed CMOS Logic Dual 4-Input NOR Gate

#### **Features**

- Typical Propagation Delay = 8ns at V<sub>CC</sub> = 5V,
  C<sub>L</sub> = 15pF, T<sub>A</sub> = 25°C
- Fanout (Over Temperature Range)
  - Standard Outputs......10 LSTTL Loads
  - Bus Driver Outputs ...... 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V

## Description

The CD74HC4002 logic gate utilizes silicon gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The CD74HC4002 logic family is functional as well as pin compatible with the standard 74LS logic family.


## Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.	
CD74HC4002E	-55 to 125	14 Ld PDIP	E14.3	
CD74HC4002M	-55 to 125	14 Ld SOIC	M14.15	


#### NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- Die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

#### **Pinout**



## Functional Diagram




**TRUTH TABLE** 

	OUTPUT			
nA	nB	nC	nD	nY
L	L	L	L	Н
Н	Х	Х	Х	L
Х	Н	Х	Х	L
Х	Х	Н	Х	L
Х	Х	Х	Н	L

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Irrelevant

## Logic Symbol



#### CD74HC4002

## **Absolute Maximum Ratings**

DC Supply Voltage, V <sub>CC</sub> 0.5V to 7\	٧
DC Input Diode Current, I <sub>IK</sub>	
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$	Α
DC Output Diode Current, I <sub>OK</sub>	
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$	Α
DC Output Source or Sink Current per Output Pin, IO	
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$	Α
DC V <sub>CC</sub> or Ground Current, I <sub>CC or</sub> I <sub>GND</sub>	Α

#### **Thermal Information**

Thermal Resistance (Typical, Note 3)	$\theta_{JA}$ (°C/W)
PDIP Package	. 90
SOIC Package	. 175
Maximum Junction Temperature	150 <sup>o</sup> C
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

## **Operating Conditions**

Temperature Range (T <sub>A</sub> )55°C to 125°C
Supply Voltage Range, V <sub>CC</sub>
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

3.  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

## **DC Electrical Specifications**

		TEST CONDITIONS		v <sub>cc</sub>	25°C			-40°C TO 85°C		-55°C TO 125°C				
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS		
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V		
Voltage				4.5	3.15	•	-	3.15	-	3.15	-	V		
				6	4.2	•	-	4.2	-	4.2	-	<b>V</b>		
Low Level Input	V <sub>IL</sub>	-	-	2	-	•	0.5	-	0.5	-	0.5	<b>V</b>		
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V		
				6	-	-	1.8	-	1.8	-	1.8	V		
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V		
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V		
omeo Loado			-0.02	6	5.9	-	-	5.9	-	5.9	-	V		
High Level Output			-	-	-	-	-	-	-	-	-	V		
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V		
112 20000			-5.2	6	5.48	-	-	5.34	-	5.2	-	V		
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V		
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V		
omeo Loado					0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output			-	-	-	-	-	-	-	-	-	V		
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V		
TTE Education			5.2	6	-	-	0.26	-	0.33	-	0.4	V		
Input Leakage Current	II	V <sub>CC</sub> or GND	-	6	-	1	±0.1	-	±1		±1	μΑ		
Quiescent Device Current (Note)	Icc	V <sub>CC</sub> or GND	0	6	i	-	2	-	20	-	40	μΑ		

NOTE: For dual-supply systems theorectical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

## Switching Specifications Input $t_r$ , $t_f = 6ns$

		TEST		25°C		-40°C TO 85°C	-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	TYP	MAX	MAX	MAX	UNITS
HC TYPES								
Propagation Delay, nA, nB, nC, nD to nY	<sup>t</sup> PLH, <sup>t</sup> PHL	C <sub>L</sub> = 50pF	2	Ī	100	125	150	ns
TIA, TIB, TIC, TID TO TIT			4.5	i	20	25	30	ns
			6	-	17	21	26	ns
		C <sub>L</sub> = 15pF	5	8	-	-	-	ns
Output Transition Times	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	75	95	110	ns
Figure 1)			4.5	-	15	19	22	ns
			6	-	13	16	19	ns
Input Capacitance	C <sub>IN</sub>	-	-	=	10	10	10	pF
Power Dissipation Capacitance	C <sub>PD</sub>	C <sub>L</sub> = 15pF	5	22	-	-	-	pF

#### NOTES:

- 4.  $C_{\mbox{\scriptsize PD}}$  is used to determine the dynamic power consumption, per gate.
- 5.  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = Input Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage.

## Test Circuit and Waveform




FIGURE 1. HC AND HCU TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated